Skip to content
  • Howard Chu's avatar
    Fix MIPS cache coherency on Linux · 36300668
    Howard Chu authored
    MIPS chips require manual control of on-chip caches. The cacheflush
    syscall being used here only exists on MIPS Linux, other OSs will
    require revisiting.
    36300668